

Notice of References Cited

Application/Control No.

09/879,197

Applicant(s)/Patent Under
Reexamination
KOMODA ET AL.

Examiner

Fred Ferris

Art Unit

2128

Page 1 of 1





U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,629,299 B1	09-2003	Iwanishi, Nobufusa	716/6
	B	US-6,099,576 A	08-2000	Jiang, Chun	716/1
	C	US-6,606,587 B1	08-2003	Nassif et al.	703/14
	D	US-6,557,150 B1	04-2003	Honmura et al.	716/6
	E	US-6,425,115 B1	07-2002	Risler et al.	716/17
	F	US-6,477,695 B1	11-2002	Gandhi, Dhruvil	716/17
	G	US-6,304,998 B1	10-2001	Kamiya et al.	716/4
	H	US-6,066,177	05-2000	Hatsuda, Tsuguyasu	703/19
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 2000163460 A	06-2000	Japan	Matu	G01R031/28
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"CMOS Gate Delay Models for General RLC Loading", R. Arunachalam et al, Proceedings International Conference on Computer Design, ICCD 97', IEEE 1997
	V	"A Comprehensive Submicrometer MOST Delay Model and its Application to CMOS Buffers", P. Cocchini et al, IEEE Journal of Solid-State Circuits, Vol. 32, No. 8, August 1997
	W	"Efficient Gate Delay Modeling for Large Interconnect Loads", A.B. Kahng et al, IEEE 0-8186-7286-2/96, IEEE 1996
	X	"Transistor-Level Estimation of worst-Case Delay in MOS VLSI Circuits", M.R. Dagenais, IEEE Transactions on Computer Aided Design, Vol. II, No. 3, March 1992

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.